

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
26 June 2003 (26.06.2003)

PCT

(10) International Publication Number
WO 03/052583 A2(51) International Patent Classification⁷: G06F 7/00

ZABORONSKI, Oleg [RU/GB]; 32 Stare Green, Cannon Park, Coventry, CV4 7DN (GB).

(21) International Application Number: PCT/GB02/04616

(22) International Filing Date: 10 October 2002 (10.10.2002)

(74) Agent: COLLINS, John, David; Marks & Clerk, 57-60 Lincoln Inn Fields, London WC2A 3LS (GB).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0130255.3 18 December 2001 (18.12.2001) GB

(71) Applicant (for all designated States except US): AUTOMATIC PARALLEL DESIGNS LIMITED [GB/GB]; 7200 The Quorum, Oxford Business Park, Oxford, Oxfordshire OX4 2JZ (GB).

(72) Inventors; and


(75) Inventors/Applicants (for US only): MEULEMANS, Peter [NL/GB]; 1 Latham Road, Coventry CV5 6HR (GB).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK,

[Continued on next page]

(54) Title: LOGIC CIRCUIT FOR PERFORMING MODULAR MULTIPLICATION AND EXPONENTIATION



(57) Abstract: A logic circuit for performing modular multiplication of a first multi-bit binary number and a second multi-bit binary number is provided. Combination logic combines the second multi-bit binary value with a group of W bits of the first multi-bit binary value every j^{th} input cycle to generate W multi-bit binary combination values every j^{th} input cycle, where the W bits comprise bits jW to $(jW + W - 1)$, $W > 1$, j is the cycle index from 0 to $k - 1$, $k = N/W$, and N is the number of bits of the first multi-bit binary value. Thus in this way a plurality of multi-bit binary combinations are input every cycle in a parallel manner. Accumulation logic holds a plurality of multi-bit binary values accumulated over previous cycles. Reduction logic generates a W bit value λ in a current cycle for use in the next cycle. A multi-bit modulus binary value is received and combined with the W bit value λ generated in a current cycle to generate W multi-bit binary values for use in the next cycle. Combination logic receives the combinations from the combination logic and the W multi-bit binary values from the reduction logic as well as the binary values held by the accumulator logic to generate new multi-bit binary values for input to the accumulator logic to be held for the next cycle. The reduction logic generates the W bit value λ based on the multi-bit modulus binary value, the multi-bit binary values held in the accumulator logic, W multi-bit binary combination values generated by the combination of the second multi-bit binary value and a group of W bits of the first multi-bit binary value in the current cycle, and the W bit value A generated for the current cycle.



TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— *without international search report and to be republished upon receipt of that report*

LOGIC CIRCUITS FOR PERFORMING MODULAR MULTIPLICATION AND
EXPONENTIATION

The present invention generally relates to logic circuits for performing modular multiplication and exponentiation, and in particular to the use of a logic circuit for performing Montgomery multiplication and the use of such a logic circuit in a logic circuit for modular exponentiation.

Modular exponentiation is an operation that is a common operation for scrambling. It is used in several cryptosystems. For example, the Diffie-Hellman key exchange system requires modular exponentiation. Also, the El Gamal signature scheme and the Digital Signature Standard (DSS) of the National Institute for Standards and Technology also require the computation of modular exponentiation. Further, the RSA algorithm also uses modular exponentiation. The RSA algorithm is one of the simplest public-key cryptosystems. The parameters are m , p and q , e and d . The modulus m is the product of the distinct large random primes: $m = pq$. The exponent e is a public key and comprises a multi-bit binary number. d is a private key and also comprises a large multi-bit binary number.

For a message m , encryption using the RSA algorithm is performed by computing:

$$C = M^e \bmod m :$$

where C is the cipher text for the plain text M .

M can be deciphered using:

$$M = C^d \bmod m.$$

In order to make the RSA algorithm secure, the numbers must be large, e.g. the modulus m is a positive integer ranging from 512 to 2048 bits. The public exponent e is a positive integer of small size, e.g. not usually more than 32 bits. The secret exponent d is a positive integer which is a large number.

It can thus be seen that when using the RSA algorithm, the modular exponentiation operation involves a large number of multiplications: particularly in view of the large size of the secret exponent d . When the size of the binary values being multiplied is large, the conventional multiplication technique of shifting and adding is not efficient.

There are many prior art techniques known for implementing modular exponentiation using the RSA algorithm and these techniques are reviewed in an article by Cetin Kaya Koc entitled "RSA Hardware Implementation" (RSA Laboratories, RSA Data Security Inc.) available at <ftp://ftp.rsasecurity.com/pub/pdfs/tr801.pdf>.

One known prior art technique involves the use of the Montgomery algorithm. One of the most efficient methods to perform modular exponentiation is based on the Montgomery reduction. If m is an N bit odd integer (for example an RSA modulus) and A is a $2N$ bit number less than m^2 , then the Montgomery reduction of A is by definition $(A2^{-N}) \bmod m$. Here 2^{-N} is an integer, inverse to 2^N modulo m , i. e.

$$2^{-N} 2^N = 1 + Xm,$$

where X is an integer.

Now let x and y be two N bit numbers less than m . The Montgomery product $MP(x,y)$ of x and y is by definition the Montgomery reduction of xy :

$$MP(x,y) = (xy 2^{-N}) \bmod m.$$

It is well known that Montgomery reduction can be computed efficiently without any trial division used in conventional modular reduction algorithms. It is also well known that the multiplication and reduction steps in the computation of the Montgomery

product (MP) can be effectively interleaved which speeds up the computation even further.

Now the prior art algorithm for the interleaved computation of the MP will be explained. $MP(x,y)$ is computed iteratively in N cycles. Each cycle consists of a multiplication step followed by a reduction step. Let $A=(A_{N-1} A_{N-2} \dots A_0)$ be an N bit accumulator register containing the intermediate result. Let $(x_{N-1} x_{N-2} \dots x_0)$ and $(y_{N-1} y_{N-2} \dots y_0)$ be the binary representations of x and y , respectively. The multiplication step of the i -th cycle consists of adding the N bit number $x_i y$ to A . The reduction step consists of finding a one-bit number λ such that $A+\lambda m$ is divisible by 2, adding λm to A and dividing A by 2. Division by 2 is just a single right shift and the updated value of the accumulator is

$$(A+\lambda m)/2=A2^{-1} \bmod m,$$

where 2^{-1} is an integer which is inverse of 2 modulo m . Obviously, $\lambda=A_0$, as m is an odd integer. It is important to remark that after the N -th cycle of the MP algorithm the content of the accumulator A is a number which is:

Equal to $MP(x,y)$ modulo m ;

Less than $2m$.

Therefore the final reduction step consists of at most one subtraction of m from A .

The prior art MP algorithm can be represented in pseudo code as:

Input: $m = (m_{N-1} \dots m_1 m_0)$ (binary representation)

$x = (x_{N-1} \dots x_1 x_0)$ (binary representation)

$y = (y_{N-1} \dots y_1 y_0)$ (binary representation)

$R = 2^N$

$0 \leq x,y < m$, m is odd, $m < R$.

Output: $MP(x,y) = xyR^{-1} \bmod m$

- 1) $A \leftarrow 0$ ($A = (a_N \dots a_1 a_0)$)
- 2) Cycle : $j=0, \dots, N-1$:
 - 2.1 $\lambda = (a_0 + x_j y_0) \bmod 2 = a_0 \oplus x_j y_0$
 - 2.2 $A \leftarrow (A + x_j y + \lambda m) / 2$
- 3) If $A \geq m$ then $A \leftarrow A - m$
- 4) Return A

The prior art MP algorithm can be implemented in a straightforward way. To avoid the full carry propagate additions at each cycle one uses a redundant representation of the accumulator A , as the sum of two N bit numbers, $S=(S_{N-1} S_{N-2} \dots S_0)$ and $C=(C_{N-1} C_{N-2} \dots C_0)$. Then in the j -th cycle of the algorithm, the following array is reduced and shifted, resulting in the updated values of S and C :

	S_{N-1}		S_2	S_1	S_0
	C_{N-1}	$\bullet \bullet \bullet$	C_2	C_1	C_0
	$x_j y_{N-1}$		$x_j y_2$	$x_j y_1$	$x_j y_0$
					+
0	U_{N-1}		U_2	U_1	U_0
V_N	V_{N-1}	$\bullet \bullet \bullet$	V_2	V_1	0
0	λm_{N-1}		λm_2	λm_1	λ
					+
S_{N-1}	S_{N-2}	$\bullet \bullet \bullet$	S_1	S_0	0
C_{N-1}	C_{N-2}		C_1	C_0	0

Here $\lambda = U_0$. This table shows the reduction of the array in two steps. The first step reduces first three rows to two (the fourth and fifth row). The second step takes these two values and a third, λm , and reduces them to two (the bottom two rows). The reduction from 3 to 2 numbers is in hardware performed using Full Adders (FAs). The result in the last two rows is finally shifted one place to the right, which corresponds to the division by two in step 2.2 of the algorithm.

The overall layout of the implementation is shown in figure 1. It consists of N processing elements 1, each connected to its nearest neighbours, and to the 0-th processing element via two buffer trees 2. The purpose of the buffer tree 2 is to distribute λ and x_j to all N processing elements. Since N is in practice a large number (e.g. 1024 in RSA applications), a tree structure of buffers 2 is needed to reduce the delay of distributing the signals, due to the high total capacitance of N processing elements 1.

First the structure of each processing element 1 and their interactions will be discussed. Then the flow of data through the implementation as it computes the $MP(x,y)$ will be discussed.

Figure 2 shows the logical structure of a processing element. It contains three flipflops. Two flipflops (S and C) of the i -th processing element store S_i and C_i , the i -th bits of the redundant intermediate result. The third flipflop of the i -th processing element contains x_{i+j} , at the j -th cycle, where by definition the value of x_k is 0 for $k \geq N$. Each flipflop is fed by a multiplexer, which ensures that the correct initial values can be loaded before the first cycle, by enabling the 'load' input. For the multiplication step of the algorithm, there is an AND gate to compute $x_j y_i$ and a full adder to reduce $S_i + C_i + x_j y_i$ to $U_i + 2V_{i+1}$. For the reduction step of the algorithm, there is an AND gate to compute λm_i and a full adder to reduce $U_i + V_i + \lambda m_i$ to $S_{i-1} + 2C_i$.

The i -th processing element feeds its output X_i into the $(i-1)$ -th processing element, and therefore receives its input X_{i+1} from the $(i+1)$ -th processing element. This ensures that the 0-th processing element contains x_j at the start of the j -th cycle of the algorithm. The i -th processing element feeds its output V_{i+1} into the $(i+1)$ -th processing element, and therefore receives its input V_i from the $(i-1)$ -th processing element. The i -th processing element feeds its output S_{i-1} into the $(i-1)$ -th processing element. The carry C_i feeds back into the C flipflop of the same processing element. These two feedbacks correspond to the right shift (division by 2) in the algorithm. The inputs y_i and m_i of i -th processing element are connected to the corresponding registers storing y and m . The X and Λ

inputs of the i -th processing element are connected to X and Λ buffer trees 2, respectively. The initial values of the S, C and X flipflops are 0, 0 and x_i , respectively.

The connections to the 0-th processing element differ from the above in the following way. Its inputs V_0 are always 0 and its output ' S_{-1} ' is also always zero and does not feed into anything. Its X_0 output feeds into the X buffer tree, to deliver x_j to all processing elements at the start of the j -th cycle. The sum output of its first full adder (U_0) feeds into the Λ buffer tree 2, to deliver λ to all processing elements during the j -th cycle.

The flow of data for the computation of one Montgomery product is as follows. Before the first cycle starts, the initial values are loaded into the flipflops, by means of the multiplexers. At each cycle the x_i 's shift one position to the right, such that the X flipflop of the 0-th processing element 1 contains x_j at the start of the j -th cycle. In the process of the cycle x_j is delivered to all processing elements via the X buffer tree 2; $x_j y_i + S_i + C_i$ is reduced to $U_i + 2V_{i+1}$ by the first full adder in the i -th processing element. U_i is then fed into the second full adder of the i -th processing element, while V_{i+1} is fed into the second full adder. U_0 is fed into the Λ buffer tree 2 and delivered to the second AND gate of each processing element. The second full adder of the i -th processing element then reduces $U_i + V_i + \lambda m_i$ to $S_{i+1} + 2C_i$. C_i is then fed into the C flipflop of the i -th processing element and S_{i+1} is fed into the S flipflop of the $(i+1)$ -th processing element, thus incorporating the division by 2. After the N -th cycle, the outputs S and C must be added and the final reduction (step 3 of the algorithm) has to be performed.

Figure 3 is a schematic diagram showing the functional units to implement the prior art Montgomery product algorithm. The inputs $X_j Y_i$ comprise an array of multi-bit binary combinations. Each row of the array represents the multiplication of a first number Y_i by one bit of the second binary number X_j . The array can thus be represented as a parallelogram. In the algorithm at each cycle one row of the array is input, i.e. a single multi-bit binary combination value is input to multiplication/reduction logic 3 which comprises full adder logic 4 and full adder reduction logic 5. The full adder logic 4 also receives previous outputs from the multiplication/reduction logic 3 (stored in the flip-

flops) $C_i S_i$. The full adder logic 4 generates an output Λ which is combined by addition with an input modulus M before being input into the full adder logic 5.

Thus the multiplication/reduction logic 3 performs step 2 of the algorithm in a cyclical manner for the j rows of the array. When all of the rows of the array have been processed, i.e. $j = N - 1$, the outputs of the full adder logic 5 C_i and S_i are input into final reduction logic 6 to output the Montgomery product A . The final reduction logic 6 includes adder chain logic 7 to add the two outputs C_i and S_i to generate an intermediate value A . Subtraction logic 8 then performs a comparison of the intermediate value A with the modulus M and subtracts the modulus M if the intermediate value A is not less than M . Thus the final reduction logic 6 performs step 3 of the prior art Montgomery product algorithm.

The major disadvantage of the prior art implementation is its sequential nature. Within each cycle of the algorithm the array is reduced in the slowest fashion possible, i.e. by one row at a time. If it were attempted to speed up the algorithm to a straightforward parallelization, this would fail due to a special nature of the Montgomery product. Suppose that two N bit Montgomery multipliers were employed working in parallel to compute the Montgomery product $MP(A, B)$, then after $N/2$ cycles they will produce $(AB2^{N/2}) \bmod m$ instead of $(AB2^N) \bmod m$, i.e. $N/2$ more cycles are needed to complete the reduction. Hence this parallelization and hence increase of chip area does not reduce the numbers of cycles needed.

It is thus an object of one aspect of the present invention to provide a logic circuit which can perform modular multiplication in reduced cycles by utilizing parallelization.

It is an object another aspect of the present invention to provide a logic circuit for modular exponentiation which employs logic units for performing modular multiplication for which a degree of parallelization is implemented.

One aspect of the present invention provides a logic circuit for performing modular multiplication, comprising: a logic input for accessing combinations of two binary inputs to input W multi-bit binary combinations of two binary numbers, where $W > 1$;

accumulator logic for accumulating multi-bit binary values; combining logic for combining the input W multi-bit binary combinations and the values in the accumulator logic to generate new values for input to the accumulator logic; and reduction logic for determining a W bit binary value $A \bmod 2^W$, for receiving a multi-bit modulus binary value, and for generating W multi-bit binary values using the W bit binary value and the modulus binary value; wherein said combination logic is arranged to generate the new values by also including the generated W multi-bit binary values.

Another aspect of the present invention provides a logic circuit for performing modular multiplication of a first multi-bit binary number and a second multi-bit binary number. Combination logic combines the second multi-bit binary value with a group of W bits of the first multi-bit binary value every j^{th} input cycle to generate W multi-bit binary combination values every j^{th} input cycle, where the W bits comprise bits jW to $(jW + W - 1)$, $W > 1$, j is the cycle index from 0 to $k - 1$, $k = N/W$, and N is the number of bits of the first multi-bit binary value. Thus in this way a plurality of multi-bit binary combinations are input every cycle in a parallel manner. Accumulation logic holds a plurality of multi-bit binary values accumulated over previous cycles. Reduction logic generates a W bit value Λ in a current cycle for use in the next cycle. A multi-bit modulus binary value is received and combined with the W bit value Λ generated in a current cycle to generate W multi-bit binary values for use in the next cycle. Combination logic receives the combinations from the combination logic and the W multi-bit binary values from the reduction logic as well as the binary values held by the accumulator logic to generate new multi-bit binary values for input to the accumulator logic to be held for the next cycle. The reduction logic generates the W bit value Λ based on the multi-bit modulus binary value, the multi-bit binary values held in the accumulator logic, W multi-bit binary combination values generated by the combination of the second multi-bit binary value and a group of W bits of the first multi-bit binary value in the current cycle, and the W bit value Λ generated for the current cycle.

Thus in accordance with this aspect of the present invention, a degree of parallelization is provided by inputting W rows of the array at each iteration or cycle of the modular

multiplication process. The ability to input more than one row at a time requires generation of a W bit value Λ rather than the single bit λ in the prior art.

The parallelization can be achieved by predetermining a factor Λ in a previous cycle which will cause the W least significant bits of the update for the accumulator generated in the current cycle to be zeros. This allows a W bit shift of the update before loading into the accumulator for use in the next cycle in a manner similar to the prior art Montgomery multiplication technique.

In one embodiment the reduction logic is arranged to generate the W bit value Λ for the next cycle to make the least significant bits of the plurality of new multi-bit binary values generated by the combination logic in the next cycle 0, and the combination logic includes shift logic to shift the generated new multi-bit binary values by W bits before input to the accumulator logic. Thus this generation of the W bit value Λ ensures that the combination of the inputs generated by the combination logic is divisible by 2^W so that the accumulator values can be shifted by W bits ready for combination with the next group of multi-bit combination values from the array.

In one embodiment the reduction logic is arranged to generate the W bit value Λ for the next cycle based on the $2W$ least significant bits of the multi-bit modulus binary value, the $2W$ least significant bits of the multi-bit binary value held in the accumulator logic in the current cycle, the jW to $(jW+W-1)$ bits of the W multi-bit binary combination values generated by a combination of the second multi-bit binary value and a group of W bits of the first multi-bit binary value in the current cycle, and the W bit value Λ generated by the generation logic for the current cycle. Thus the generation of Λ for the next cycle is only dependent upon the $2W$ least significant bits. Therefore, in order to speed up computation, in one embodiment pre-combination logic can be provided for receiving and combining the second multi-bit binary value and the jW to $(jW+W-1)$ bits of the first multi-bit binary value in the current cycle to generate a single multi-bit binary combination value for input to the reduction logic for use in the next cycle. Since only the $2W$ least significant bits need to be pre-calculated in this manner, fast

logic can be used to make the combination value available for the calculation of Λ in the next cycle, thus avoiding the calculation of Λ from slowing up the processing.

In one embodiment the input combination logic is connected to the reduction logic to input to the W multi-bit binary combination value to the reduction logic. In this embodiment the reduction logic does not form its own combination values.

In an alternative embodiment of the present invention, the reduction logic includes further input combination logic for receiving and combining the second multi-bit binary value and the group of W bits of the first multi-bit binary value in the current cycle to generate the W multi-bit binary combination values. Thus in this embodiment of the present invention, the reduction logic does not rely on the combination logic to provide the combination and instead provides its own combination logic for the generation of the required combination values for the generation of Λ .

In one embodiment of the present invention the combination logic is arranged to multiply the second multi-bit binary value and a group of W bits of the first multi-bit binary value every j^{th} input cycle to generate the W multi-bit binary combination values every j^{th} input cycle. Thus in this way the combination logic generates the W rows of the array required for input. In one embodiment the combination logic can comprise an array of AND logic gates.

In one embodiment of the present invention, the reduction logic is arranged to generate the W multi-bit binary values for use in the next cycle by multiplying the multi-bit modulus binary value with the W bit value Λ generated in a current cycle. In one embodiment the multiplication can be performed by an array of AND gate logic.

In an embodiment of the present invention, the combination logic includes a plurality of parallel counters for performing the combination. The parallel counters can be arranged to each receive a corresponding bit of: the multi-bit binary combinations generated by the input combination logic in the current cycle, the W multi-bit binary values generated by the reduction logic in the current cycle, and the multi-bit binary values held by the

accumulator logic. In one embodiment each parallel counter has $(2W+R)$ inputs and R outputs, where R is the number of new multi-bit binary values input to the accumulator logic to be held in the next cycle.

In an embodiment of the present invention the accumulator logic comprises an array of flip-flops, where each flip-flop receives a bit of one of the new multi-bit binary values output from the combination logic.

In order to ensure that the calculation of Λ does not slow the processing, in one embodiment of the present invention the reduction logic comprises high speed logic components.

In one embodiment the reduction logic includes a plurality of parallel counters for the generation of the W bit binary value Λ .

In one embodiment of the present invention the logic circuit includes final reduction logic for summing of the plurality of new multi-bit binary values output from the combination logic at the end of the $(k-1)^{\text{th}}$ cycle and for subtracting the multi-bit modulus binary value from the sum if the sum is greater than or equal to the multi-bit modulus binary value. Thus in this embodiment of the present invention, at the end of the reduction process a final reduction step takes place which reduces the value to less than the modulus.

In one embodiment of the present invention, the multi-bit modulus binary value is an odd number. This is evident since the modulus is the product of two prime numbers p and q .

In an embodiment of the present invention the logic circuit is arranged to perform Montgomery multiplication. Thus the Montgomery product of A and B is:

$$MP(A.B) = A \cdot B \cdot 2^{-N} \mid \text{mod } m$$

In one embodiment of the present invention, the modulus used by the logic circuit can be initially modified using modifying logic to set the W least significant bits to 1s. This equates to multiplying the modulus m by a factor x which is between 0 and 2^W-1 . The modification of the modulus in this way simplifies the calculation of Λ . At the end of the processing of the input array combination, i.e. at the end of the j^{th} cycle, the output needs to be converted back to modulus m . This can be achieved by subtracting m from the output until the output is $< m$. The number of subtractions required can be from 0 to 2^W-1 . Alternatively it can be achieved by a logic circuit performing an equivalent function comprising a Montgomery multiplier receiving the original modulus.

In another embodiment of the present invention, the modulus can initially be modified by making the W to $2W-1$ bits 0. In other words, the modulus m is multiplied by a factor x which can be anything from 0 to $2^{2W}-1$. The setting of the bits from W to $2W-1$ to 0 greatly simplifies the combination required for calculating Λ since combination values Λ and m input to the combination logic for the bits W to $2W-1$ will be 0 and can thus be ignored. This reduces the number of inputs required for combination logic in the reduction logic used for calculating Λ , e.g. smaller parallel counters can be used. When the modulus is modified in this way, a final step of the algorithm after the j^{th} iteration requires the subtraction of m repeatedly until the output is $< m$. This subtraction can be required to be carried out $2^{2W}-1$ times in order to remove the factor x . Alternatively to repeated subtraction, a logic circuit performing an equivalent function can be used, e.g. a Montgomery multiplier receiving the original modulus as the modulus.

One embodiment of the present invention provides modular exponentiation logic for performing modular exponentiation. The logic receives a multi-bit binary value to be exponentiated, a multi-bit binary exponent, and a multi-bit modulus binary value. At least one logic circuit for performing modular multiplication is included and is used to multiply the multi-bit binary value to be exponentiated. A multi-bit binary value comprising the modular exponentiation of the multi-bit binary number to be exponentiated is formed on the basis of an output of the or each logic circuit.

In one embodiment, the logic circuit performs Montgomery multiplication and thus an initial input multi-bit binary value of $2^{2N} \bmod m$ is input into at least one logic circuit, where m is the multi-bit binary modulus value and N is the number of bits of the multi-bit binary modulus value. The multi-bit binary value to be exponentiated is initially input together with the value $2^{2N} \bmod m$ into at least one of the logic circuits.

This process negates the effect of the factor 2^{-N} in the Montgomery product to enable the exponentiation process to generate the exponentiation of c by the exponent: d modulo m , i.e. $c^d \bmod m$ rather than the exponentiation of c by the exponent: d times 2^{-N} modulo m , i.e. $c^d 2^{-N} \bmod m$.

In one embodiment of the present invention, in order to simplify the calculation of Λ by the or each logic circuit, the modulus used by the or each logic circuit is initially modified by a factor to make the W least significant bits 1s. In other words the modulus m is multiplied by factor X which is between 0 and $2^W - 1$.

In another embodiment of the present invention, in order to reduce the number of values to be combined by the combination logic in the or each logic circuit, the modulus used by the or each logic circuit is initially modified to make the W to $2W-1$ bits 0. Since these bits are set to 0, and they are used to generate W multi-bit combination values by the reduction logic, the bits W to $2W-1$ bits used in the determination of Λ will be set to 0 and can be ignored in the determination of Λ . This reduces the size of the combination logic in the reduction logic.

The logic circuit in accordance with the present invention can be used in an encryption logic circuit such as an RSA encryption circuit. The logic circuit can also be provided as an integrated circuit or an electronic device.

The logic circuit of the present invention can further be embodied as code defining characteristics of the logic circuit carried by any suitable carrier medium. The carrier medium can comprise a storage medium such as floppy disk, CD-ROM, hard disk, magnetic tape device, or solid state memory device, or a transient medium such as any

type of signal, e.g. an electrical, optical, microwave, acoustic, or electromagnetic signal, e.g. a signal carrying the code over a computer network such as the Internet.

Another aspect of the present invention provides a method and system for designing a logic circuit as hereinabove described in which a computer program is implemented to generate information defining characteristics of the logic circuit in a computer system. In one embodiment the information is generated as code. The present invention thus also encompasses a carrier medium carrying computer readable code for controlling a computer to implement the method and system for designing the logic circuit. The carrier medium can comprise any suitable storage or transient medium.

Another aspect of the present invention provides a method of manufacturing a logic circuit as hereinabove described in which the logic circuit is designed and built in the semiconductor material in accordance with code defining characteristics of the logic circuit.

Another aspect of the present invention provides a logic circuit for performing Montgomery multiplication between a first multi-bit binary value and a second multi-bit binary value, comprising: input logic for inputting W multi-bit combination binary values comprised of the combination $X_{jW}Y_i$ to $X_{(jW+W-1)}Y_i$ of jW to $(jW+W-1)$ bits of the first binary value X and i bits of the second multi-bit binary value, where j is the processing cycle from 0 to $k-1$, $k=N/W$, $W>1$, and N is the number of bits of the first multi-bit binary value; accumulator logic for accumulating at least one multi-bit binary value A in a current cycle on the basis of multi-bit binary values in the accumulator in a previous cycle, and the input W multi-bit combination binary values; and reduction logic for generating a W bit binary value Λ for a current cycle such that $\Lambda = A \bmod 2^W$, wherein said accumulator logic is arranged to update said at least one accumulated multi-bit binary value A for a current cycle by adding the product of the generated W bit binary value Λ and a multi-bit binary modulus value and dividing the result by 2^W .

In one embodiment of this aspect of the present invention, final reduction logic is included for determining a Montgomery product by subtracting the multi-bit modulus value from the accumulated multi-bit binary value or the sum of the accumulated multi-

bit binary values if the accumulated multi-bit binary value or the sum of the accumulated multi-bit binary values is greater or equal to the multi-bit binary modulus value.

In another embodiment of the present invention, the accumulator logic is arranged to accumulate the or each multi-bit binary value A in a current cycle as $A + X_{jw}Y_i + 2X_{jw+1}Y_i + \dots + 2^{w-1}X_{(jw+w-1)}Y_i$.

In another embodiment of the present invention the reduction logic is arranged to determine the W bit binary value for the next cycle based on the W bit binary value for the current cycle, the or each accumulated multi-bit binary value in the accumulator logic in the current cycle, the multi-bit binary modulus value, and the input W multi-bit combination binary values in the current cycle.

In another embodiment of the present invention the reduction logic and the accumulator logic are arranged to operate in parallel during the cycle.

Another aspect of the present invention provides a modular exponentiation logic circuit for performing modular exponentiation. Input logic receives a multi-bit binary value to be exponentiated, a multi-bit binary exponent, and a multi-bit modulus binary value. At least one logic circuit as described hereinabove is provided for performing modular multiplication using the input multi-bit binary value to be exponentiated.

Embodiments of the present invention will now be described with reference to the accompanying drawings in which:

Figure 1 is a schematic diagram of a prior art Montgomery multiplier;

Figure 2 is a diagram of the logic in a processing element in the prior art Montgomery multiplier of Figure 1;

Figure 3 is a schematic diagram of the prior art Montgomery multiplier showing the logic functions;

Figure 4 is a schematic diagram of a Montgomery multiplier showing logic functions in accordance with one embodiment of the present invention;

Figure 5 is a schematic diagram of a Montgomery multiplier in accordance with an embodiment of the present invention;

Figure 6 is a diagram of the logic of a processing element in the Montgomery multiplier of Figure 5;

Figure 7 is a schematic diagram of the Λ logic unit (the reduction logic unit);

Figure 8 is a diagram of the Λ logic in the Λ logic module of Figure 7 in accordance with an embodiment of the present invention;

Figure 9 is a schematic diagram of the logic for generating the Montgomery product A in accordance with an embodiment of the present invention;

Figure 10 is a schematic diagram of a Montgomery multiplier in accordance with another embodiment of the present invention in which four rows of the array are processed in parallel, i.e. $W = 4$;

Figure 11 is a diagram of the logic in a processing element in the embodiment of Figure 10;

Figure 12 is a diagram of the Λ logic unit in the embodiment of Figure 10;

Figure 13 is a diagram of the logic block in the embodiment of Figure 12;

Figure 14 is a diagram of the CC1, CC2 logic block in the embodiment of Figure 13;

Figure 15 is a functional diagram illustrating the modular exponentiation process in accordance with an embodiment of the present invention;

Figure 16 is a functional diagram illustrating the modular exponentiation process using the modified modulus in accordance with an embodiment of the present invention; and

Figure 17 is a diagram illustrating the scheme for pre-computation of the modified modulus.

Figure 4 is a schematic diagram showing the logic functions performed in a generalized embodiment of the present invention. The logic circuit comprises two functional parts: the multiplication/reduction logic 10 and the final reduction logic 11. The multiplication/reduction logic receives as inputs W multi-bit binary numbers $X_{jW}Y_i$ to $X_{(jW+W-1)}Y_i$. These are the parallel inputs representing W rows of the array. The input of W rows of the array represents a parallelization of the Montgomery multiplication process. Also input to the multiplication/reduction logic 10 are the feedback outputs of the multiplication/reduction logic 10 comprising R inputs, C_i1 to $C_i(R-1)$ and S_y . The third set of inputs (a set of W inputs) comprise the feedback Λ values λ_1 to λ_W . Another input to the multiplication/reduction logic 10 is the modulus M_i comprising a N bit binary value.

Within the multiplication/reduction logic 10, parallel counters 12 are provided as an array of parallel counters for combining multi-bit binary numbers to generate a plurality R of multi-bit binary output values. Each cycle the accumulated values are fed back, after shifting to the left by W bits (equivalent to division by 2^W) by the W shifter 12a, as inputs to the multiplication/reduction logic 10. The inputs to the parallel counters 12 comprise the bits 0 to $N-1$ of the multi-bit combination values $X_{jW}Y_i$ to $X_{(jW+W-1)}Y_i$, the bits 0 to $N-1$ are the R feedback multi-bit binary values C_i1 to $C_i(R-1)$ and S_i , and the W multi-bit values generated by the Λ module 13 in the multiplication/reduction logic 10. The W multi-bit values are generated by the Λ module 13 by multiplying Λ by M_i . This generates an array of W multi-bit values.

The Λ module 13 receives as inputs the W bits of Λ (λ_1 to λ_W), the $2W$ least significant bits of the W multi-bit input values and the R feedback values. The Λ module 13 uses these inputs to generate the W multi-bit values for input to the paragraph counters 12 and to generate Λ for feedback as an input for the next cycle j .

Thus the multiplication/reduction logic 13 performs the logic operations for j cycles until all of the array $X_j Y_i$ has been input, i.e. for j cycles where $j = N/W$, where N is the number of bits of the input X . When all of the inputs have been processed, the resultant accumulated value comprises R multi-bit values which are input to the final reduction logic 11. Within the final reduction logic 11 there is an array of adders in adder chain logic 14 which receive the plurality R of multi-bit binary values and adds them to generate an intermediate multi-bit binary value A . Also input to the final reduction logic 11 is the multi-bit binary modulus value M_i . The final reduction logic 11 includes subtraction logic 15 which operates to compare the intermediate multi-bit binary value A with the modulus M_i and to subtract M_i from the intermediate multi-bit binary value A if the intermediate multi-bit binary value A is not less than the multi-bit binary modulus value. Thus the output A of the subtraction logic 15 is the Montgomery product.

The method is based on pre-computing several new rows of the reduction array at each cycle of computation. As a result, a larger part of multiplication-reduction array is reduced at the next cycle using fast parallel counters.

At each cycle of MP computation, W rows of the multiplication array and W rows of the reduction array generated at the previous cycle are reduced to R rows using a parallel counter of the size 2^{R-x} , where $2^{R-1} \leq x < 2^R$, and x can be determined from the formula

$$2^{R-x} = R + 2W$$

One MP is then computed in N/W cycles. Note that the required number of cycles per MP is inversely proportional to W , while the time delay of a cycle grows only as

$\log(W)$, due to the property of parallel counters used in the design such as those disclosed in co-pending application GB 0019287.2, GB 010961.1, US 09/637,532, US09/759,954, US09/917,257, PCT/GB01/03415 and PCT/GB01/04455 the content of which is hereby incorporated by reference.

The Montgomery Multiplier consists of N processing elements connected in linear chain, and a logic block, which performs a pre-computation of a W -bit number Λ , which is used to generate W -rows Λ_m of the reduction array at the next cycle. Each processing element consists of a parallel counter and a number of flip-flops containing the intermediate result of a computation. The chain of processing elements is reused cycle after cycle of a computation in a sequential manner, while the reduction of the multiplication-reduction array within each cycle is performed in parallel.

Given the number of cycles one can spend per MP (without the final reduction), the size of the counters which should be used to the design the appropriate Montgomery Multiplier can be determined from the following table:

<i>Number of cycles (N/W), N=1024 bit</i>	<i>Number of cycles (N/W), N=512 bit</i>	<i>The number of pre-computed rows of the reduction array (W)</i>	<i>Parallel counter size (C_r)</i>	<i>Parallel counter's redundancy (R)</i>
512	256	2	7	3
342	171	3	10	4
256	128	4	12	4
205	103	5	14	4
128	64	8	21	5
79	40	13	31	5
64	32	16	38	6
37	19	28	62	6
32	16	32	71	7
18	9	60	127	7
16	8	64	136	8

The number of flip-flops per processing element is equal to the redundancy of the counter plus one (to store one of the multiplication factors).

The algorithms for performing the function illustrated in Figure 4 can be divided into two main classes according to whether a certain pre-computation with a given modulus should be performed prior to Montgomery Multiplication or not. The first class are based on pre-computing two and three rows of the reduction array correspondingly and use 7 to 3 and 10 to 4 parallel counters. The pre-computation for Λ generation during Montgomery multiplication is relatively easy and can be performed one cycle in advance, so no additional pre-computations are needed.

The second class comprises algorithms with $W \geq 4$. The complexity of pre-computation of W rows of the reduction array grows fast with W . For $W \geq 4$ it can be performed in time of a main cycle at the expense of a single pre-computation per modulus, the cost of which is negligible compared to the cost of a single modular exponentiation.

The general algorithm illustrated functionally in Figure 4 can be expressed in pseudo code as follows:

Input: $m = (m_{N-1} \dots m_w 1 \dots 1)$ (binary representation)
 $x = (x_{N-1} \dots x_1 x_0)$ (binary representation)
 $y = (y_{N-1} \dots y_1 y_0)$ (binary representation)
 $R = 2^N$

$0 \leq x, y < m, N = W \cdot k$

Output: $MP(x, y) = xyR^{-1} \bmod m$

1) $A \leftarrow 0$ ($A = (a_N \dots a_1 a_0)$)

3) Cycle : $j=0, \dots, k$:

2.1 $A \leftarrow (A + x_{wj}y + 2x_{wj+1}y + \dots + 2^{w-1}x_{wj+w-1}y)$

2.2 $\Lambda = A \bmod 2^w$

2.3 $A \leftarrow (A + \Lambda m) / 2^w$

- 4) If $A > m$, $A \leftarrow A - m$.
- 5) Return A .

It can be seen from the pseudo code given hereinabove that the total number of cycles using the algorithm in accordance with this embodiment of the present invention is N/W . At each cycle W multi-bit binary combinations are input and added to the current accumulator values (i.e. the R feedback values). Also the Λ values are determined as values which set the W bits of the accumulator to 0, i.e:

$$\Lambda = A \mid \text{mod } 2^W.$$

Λ is then multiplied by the modulus N and added into the accumulator. The accumulator values are then shifted to the right by W bits, i.e. the accumulator value is divided by 2^W (step 2.3).

The final reduction logic 11 forms the aggregation of the outputs of the parallel counters 12 (in the adder chain logic 14) and step 4 in the algorithm given above.

A specific embodiment of the present invention will now be described for $W=2$. This embodiment employs 7 to 3 counters and pre-computes λ one step in advance.

The reduction step of the prior art MP algorithm consists of finding a one-bit number λ such that $A + \lambda m$ is divisible by 2. At the next cycle of the algorithm the step of finding λ is repeated. Two cycles of the MP algorithm can be performed in parallel in a single cycle if one can find a *two bit* number $\Lambda = (\lambda_2 \lambda_1)$, such that $A + \Lambda m$ is divisible by 4. It is easy to verify that

$$\lambda_1 = a_0; \lambda_2 = a_0 \wedge \neg m_1 \oplus a_1.$$

Standard notation is used for logical operators: \wedge represents a logical 'and', \vee represents a logical 'or', \neg represents a logical negation, and \oplus represents a logical 'exclusive or'. The division of $A + \Lambda m$ by 4 consists of a right shift by two places and

$$(A + \Lambda m)/4 = A2^{-2} \bmod m,$$

where 2^{-2} is an integer which is modulo inverse of 4. The multiplication step in each cycle consists of adding two more rows of the multiplication array to the accumulator A. As a result the total number of cycles is equal to $N/2$, half the number of the cycles of the prior art MP algorithm.

The pseudo code for this algorithm ($W=2$) is:

Input: $m = (m_{N-1} \dots m_1 m_0)$ (binary representation)
 $x = (x_{N-1} \dots x_1 x_0)$ (binary representation)
 $y = (y_{N-1} \dots y_1 y_0)$ (binary representation)
 $R = 2^N$

$0 \leq x, y < m$, m is odd, $m < R$, $N = 2k$.

Output: $MP(x, y) = xyR^{-1} \bmod m$

- 1) $A \leftarrow 0$ ($A = (a_N \dots a_1 a_0)$)
- 2) Cycle : $j=0, \dots, k-1$:
 - 2.1 $A \leftarrow (A + x_{2j}y + 2x_{2j+1}y)$
 - 2.2 $\lambda_1 = a_0; \lambda_2 = a_0 \wedge \neg m_1 \oplus a_1$
 - 2.3 $A \leftarrow (A + (2\lambda_2 + \lambda_1)m)/4$
- 3) If $A \geq m$ then $A \leftarrow A - m$
- 4) Return A

The implementation of this algorithm will now be described in more detail.

As in the prior art implementations, the intermediate result is kept in redundant form, now as a sum of three N bit numbers: $S=(S_{N-1} S_{N-2} \dots S_0)$, $C=(C_{N-1} C_{N-2} \dots C_0)$ and $D=(D_{N-1} D_{N-2} \dots D_0)$. The array, which has to be reduced at each cycle of the MP4 algorithm, looks as follows:

0	0	S_N	S_{N-1}		S_3	S_2	S_1	S_0
0	0	C_N	C_{N-1}		C_3	C_2	C_1	C_0
0	0	D_N	D_{N-1}		D_3	D_2	D_1	D_0
0	0	0	$\lambda_1 m_{N-1}$	o	$\lambda_1 m_3$	$\lambda_1 m_2$	$\lambda_1 m_1$	λ_1
0	0	$\lambda_2 m_{N-1}$	$\lambda_2 m_{N-2}$	o	$\lambda_2 m_2$	$\lambda_2 m_1$	λ_2	0
0	$x_{2j} y_{N-1}$	$x_{2j} y_{N-2}$	$x_{2j} y_{N-3}$		$x_{2j} y_1$	$x_{2j} y_0$	0	0
$x_{2j+1} y_{N-1}$	$x_{2j+1} y_{N-2}$	$x_{2j+1} y_{N-3}$	$x_{2j+1} y_{N-4}$		$x_{2j+1} y_0$	0	0	0
+								
S'_N	S'_{N-1}	S'_{N-2}	S'_{N-3}	o	S'_1	S'_0	0	0
C'_N	C'_{N-1}	C'_{N-2}	C'_{N-3}	o	C'_1	C'_0	0	0
D'_N	D'_{N-1}	D'_{N-2}	D'_{N-3}	o	D'_1	D'_0	0	0

For the purpose of convenience the updated values of the accumulator are denoted using primed symbols. The updated values of the accumulator result from the 7 to 3 reduction by a parallel counter with the exception of $S'_N = x_{2j} y_{N-1}$ and $D'_0 = S_0 \vee C_0 \vee D_0$. The latter expression is not obvious and has to be verified using the following explicit expressions for lambdas:

$$\begin{aligned}\lambda_1 &= S_0 \oplus C_0 \oplus D_0 \\ \lambda_2 &= S_1 \oplus C_1 \oplus D_1 \oplus \lambda_1 m_1 \oplus C^{(1)},\end{aligned}$$

where $C^{(1)}$ is the first carry resulting from the summation of four numbers in the 0-th column of the array:

$$C^{(1)} = (S_0 \vee C_0 \vee D_0) \wedge \neg(S_0 \wedge C_0 \wedge D_0)$$

At each cycle of the implementation, each processing element will reduce one column of 7 values to 3 values using a 7 to 3 counter. At the start of each cycle, the appropriate λ_1 and λ_2 need to be available in each processing element before the reduction can start. Calculating λ_1 and λ_2 according to the above equations would therefore generate a delay in each cycle, equal to the time needed to calculate the values of λ_1 and λ_2 , plus the time needed to distribute them over all processing elements via buffer trees. To avoid this delay, the values of λ_1 and λ_2 are pre-computed one cycle in advance.

Let λ'_1 and λ'_2 to denote the lambdas for the next cycle. Pre-computation of λ_1 and λ_2 can thus be seen as computation of λ'_1 and λ'_2 during the current cycle. λ'_1 can be expressed as:

$$\begin{aligned}\lambda'_1 &= a'_0 \\ \lambda'_2 &= \lambda'_1 \wedge \neg m_1 \oplus a'_1,\end{aligned}$$

where

$$a'_0 = S'_0 \oplus C'_0 \oplus D'_0$$

and

$$a'_1 = S'_1 \oplus C'_1 \oplus D'_1 \oplus (S'_0 \wedge C'_0 \vee S'_0 \wedge D'_0 \vee C'_0 \wedge D'_0).$$

The primed bits on the right hand side can be obtained using parallel counters as follows:

$$\begin{aligned}D'_0 &= S_0 \vee C_0 \vee D_0 \\ (D'_1, C'_0, 0) &= \text{Counter53}(S_1, C_1, D_1, \lambda_1 m_1, \lambda_2) \\ (\bullet, C'_1, S'_0) &= \text{Counter63}(S_2, C_2, D_2, \lambda_1 m_2, \lambda_2 m_1, x_{2j} y_0) \\ (\bullet, \bullet, S'_1) &= \text{Counter73}(S_3, C_3, D_3, \lambda_1 m_3, \lambda_2 m_2, x_{2j} y_1, x_{2j+1} y_0),\end{aligned}$$

where ' \bullet ' denotes a 'don't care'. In the implementation, modified counters can be used that produce only the required output bits.

The pre-computation of the lambdas must be fast enough to fit in one cycle of a standard processing element. Otherwise, all N processing elements will be idling, waiting for the pre-computation to finish, which makes the suggested computational scheme inefficient. Fortunately, λ'_1 and λ'_2 can be computed within the standard clock cycle by:

- i) Computing the lambdas in a special processing element, which is connected directly to the flipflops, thus bypassing the buffer trees.
- ii) By using high-speed logic gates for this special processing element. Note that the area/cost for this special processing element is negligible compared with that of the whole implementation, since the number (N) of standard processing elements is of the order of a thousand.

Figure 5 shows the overall layout the implementation for $W=4$. It consists of N identical processing elements 16, for bits 2 to $N+2$, and a special processing element 18, for the 2 rightmost columns of the array and the computation of λ'_1 and λ'_2 .

Each processing element 16 is connected to the 2 processing elements 16 on its right, and to the 0-th processing element 16 via four buffer trees 17. Two trees, Λ_1 -tree and Λ_2 -tree, distribute λ_1 and λ_2 . The X_0 -tree and X_1 -tree distribute x_{2j} and x_{2j+1} , respectively.

The structure of each processing element 16 and their interactions will first be discussed. Then the flow of data through the implementation as it computes the $MP(x,y)$ will be discussed.

Figure 6 shows the logical structure of a processing element. It contains four flipflops. Three flipflops (S, C and D) of the i -th processing element 16 store S_i , C_i and D_i , the i -th bits of the redundant intermediate result. The fourth flipflop of the i -th processing element 16 contains x_{i+2j} , at the j -th cycle, where by definition the value of x_k is 0 for $k \geq N$. Each flipflop can be initiated, as in the prior art implementation, using the multiplexers. Each processing element 16 also contains four AND gates, that compute $\lambda_1 m_i$, $\lambda_2 m_{i-1}$, $x_{2j} y_{i-2}$ and $x_{2j+1} y_{i-3}$. Each processing element 16 also contains one 7 to 3 counter, which reduces $S_i + C_i + D_i + \lambda_1 m_i + \lambda_2 m_{i-1} + x_{2j} y_{i-2} + x_{2j+1} y_{i-3}$ to $S_{i-2} + 2C_{i-1} + 4D_i$.

The i -th processing element 16 feeds its output X_i into the $(i-2)$ -th processing element 16, and therefore receives its input X_{i+2} from the $(i+2)$ -th processing element 16. This ensures that the special processing element 18 contains x_{2j} and x_{2j+1} in flipflops X_0 and X_1 at the start of the j -th cycle of the algorithm. The i -th processing element 16 feeds its output S_{i-2} into the $(i-2)$ -th processing element 16, and therefore receives its input S_i from the $(i+2)$ -th processing element 16. The i -th processing element 16 feeds its output C_{i-1} into the $(i-1)$ -th processing element 16. The second carry D_i feeds back into the D flipflop of the same processing element 16. These tree feedbacks correspond to the 2 bit right shift (division by 4) in the algorithm. The inputs y_{i-2} , y_{i-3} , m_i and m_{i-1} of i -th processing element 16 are connected to the corresponding registers storing y and m . The

X_0 , X_1 , Λ_1 and Λ_2 inputs of the i -th processing element 16 are connected to X_0 -, X_1 -, Λ_1 - and Λ_2 -buffer trees, respectively. The initial values of the S , C , D and X flipflops are 0, 0, 0 and x_i , respectively.

The structure of the special processing element 18 for bits 0 and 1 and the pre-computation of λ das is shown in Figure 7. It contains ten flipflops which store X_0 , X_1 , λ_1 , λ_2 , S_0 , S_1 , C_0 , C_1 , D_0 , D_1 respectively. It also contains a logic block 19, which performs the computation of λ'_1 , λ'_2 . This special processing element 18 receives its inputs from the y - and m -registers and from 2nd and 3rd processing elements 16, and feeds its outputs into the four X - and Λ -trees as shown on Figure 7.

The structure of the logic block 19 is shown in Figure 8. The presented structure is a direct implementation of the formulae for the computation of λ'_1 , λ'_2 given hereinabove. The implementation can be optimised if necessary. Possible optimisations are not shown here. The logic block also computes bits C_0 , D_1 and D_0 of the intermediate answer which are fed back into the flipflops of the special processing element 18.

The flow of data for the computation of one MP is as follows. Before the first cycle starts, the initial values are loaded into the flipflops, by means of the multiplexers. At each cycle the x_i 's shift two positions to the right, such that the X_0 and X_1 flipflops of the special processing element 18 contain x_{2j} and x_{2j+1} respectively at the start of the j -th cycle. In the process of the cycle x_{2j} and x_{2j+1} are delivered to all processing elements 16 via the X_0 - and X_1 -buffer trees. The 7 to 3 counter then reduces $S_i + C_i + D_i + \lambda_1 m_i + \lambda_2 m_i \cdot 1 + x_{2j} y_{i-2} + x_{2j+1} y_{i-3}$ is reduced to $S_{i-2} + 2C_{i-1} + 4D_i$. The second carry D_i is fed into the D flipflop of the i -th processing element 16, the carry C_i is fed into the C flipflop of the $(i-1)$ -th processing element 16 and the sum S_i is fed into the S flipflop of the $(i-2)$ -th processing element 16, thus incorporating the division by 4. The special processing element 18 is connected directly to relevant flipflops thus bypassing the buffer tree 17. It pre-computes λ_1 and λ_2 for the next cycle within a delay of a buffer tree 17 and a generic processing element 16. After the N -th cycle, the outputs S , C and D must be added and the final reduction (step 3 of the algorithm) has to be performed.

Figure 9 is a schematic functional diagram of the logic for performing the complete Montgomery multiplication process. The Montgomery multiplier 20 comprises the logic as illustrated in Figure 5 and generates three multi-bit binary outputs C2, C1 and S. These are input into 3 to 2 reduction logic 21 which comprise 1024 full adders. The result is two multi-bit binary numbers which are input to an adder 22 to generate a single multi-bit binary number. This number is input to a subtract/compare unit 23 together with the modulus M. The subtract/compare unit 23 compares the output of the adder 22 with M and two outputs are input to a multiplexer 24. One of the outputs comprises a carry C used as the selector for the multiplexer 24. The output of the adder 22 is also input to the multiplexer 24. Thus if the result of the subtraction in unit 23 is negative, the multiplexer 24 is switched to output the output of the adder 22 (in other words the output of the adder 22 is $< M$) and if the output of the subtract/compare unit 23 is not negative, the multiplexer 24 is controlled to output as the output A the output of the subtract/compare unit 23 (in other words the output of the adder 22 was $\geq M$ and thus the output is the output of the adder 22 minus M. Thus the subtract/compare unit 23 and the multiplexer 24 perform step 3 of the algorithm.

A second embodiment of the present invention will now be described with reference to Figures 10 to 14. This embodiment of the present invention comprises an implementation for $W=4$, i.e. four rows of the array are input in parallel and four λ values are generated in each cycle.

The design uses 12 to 4 parallel counters such as those described in co-pending applications GB 0019287.2, GB 0101961.1, US 09/637,532, US 09/759,954, US 09/917,257, PCT/GB01/03415 and PCT/GB01/04451, the contents of which are hereby incorporated by reference. The design is approximately twice as fast compared to the previous implementation for $W=2$ and is approximately twice as large. The design description closely follows the description of the previous implementation.

Figure 10 is a diagram illustrating the Montgomery multiplier logic and comprises a plurality of processing elements 30 each receiving corresponding bits of the inputs from

buffer trees 31. A lambda logic module 32 is provided for the computation of Λ (i.e. the four λ values denoted by $\lambda_0, \lambda_1, \lambda_2$ and λ_3 in this embodiment).

Figure 11 is a diagram of the logic contained in a processing element 30. Figure 12 is a diagram of the Λ logic module 32. Figure 13 is a diagram of the logic contained in the logic block 33 in the Λ logic module illustrated in Figure 12. Figure 14 is a diagram of the logic contained in the CC1, CC2 block 34 in the logic unit of Figure 13. The design description of this embodiment of the present invention closely follows the description of the previous implementation.

The present invention encompasses the parallel input of any number of rows of the array, i.e. W can be any value > 2 . For example, when $W=3$, the algorithm is based on the pre-computation of a three-bit number $\Lambda=(\lambda_3 \lambda_2 \lambda_1)$ such that $A+\Lambda m$ is divisible by 8. The expressions for λ 's in terms of the modulus and the number in the accumulator is

$$\lambda_1 = a_0; \lambda_2 = a_0 \wedge \neg m_1 \oplus a_1, \lambda_3 = a_2 \oplus (a_0 \wedge \neg m_2 + \neg a_0 \wedge a_1 \wedge \neg m_1).$$

So far, embodiments of the present invention have been described in which the modular multiplication of two input multi-bit binary numbers is achieved by a logic circuit implementing an algorithm in accordance with the present invention.

The modular multiplication technique can however be utilized in modular exponentiation to provide an improved modular exponentiation algorithm executed by a logic circuit.

It is known in the prior art that Montgomery multipliers can be used for modular exponentiation. The technique for example is disclosed as one of the techniques in the article by Cetin Kaya Koc entitled "RSA Hardware Implementation" (RSA Laboratories, RSA Data Security Inc) available at <ftp://ftp.rsasecurity.com/pub/pdfs/tr801.pdf>. Since the Montgomery multiplier of embodiments of the present invention does not require any additional inputs compared to the prior art Montgomery multipliers, it is possible to use conventional prior art

exponentiation techniques employing a Montgomery multiplier in accordance with the present invention.

The process of exponentiation using the Montgomery multiplier will now be described with reference to Figure 15.

In an initial pre-computation step, whenever the modular m is changed, it is necessary to compute $2^{2N} \bmod m$.

Even though in most applications this step is performed on the level of software, how carry it out using a hardware which is an integral part of any modular exponentiator based on a Montgomery Multiplier will now be explained.

$2^{2N} \bmod m$ can be computed using a version of Blakely's algorithm: Firstly, note that

$$2^N \bmod m = 2^N - m.$$

(We always assume that $m_{N-1}=1$, therefore $m > 2^N - m > 0$.) In fact, $2^{2N} \bmod m$ can be written in a closed form due to the fact that m is odd:

$$2^{2N} \bmod m = (-1)^{m_{N-2}} (-1)^{m_{N-3}} \dots (-1)^{m_1} 1.$$

$2^{2N} \bmod m$ can now be computed via the following algorithm:

Modified Blakeley Algorithm.

1. $Acc = 2^N - m$;
2. For $i=1$ to N :
 - 2.1. $Acc \leftarrow 2 \cdot Acc$;
 - 2.2. If $Acc > m$, then $Acc \leftarrow Acc - m$;
3. Output $2^{2N} \bmod m = Acc$.

Note that the described pre-computation can be easily carried out using the add-subtract-compare unit, which is an integral part of any Montgomery Multiplier.

Each time a new string of data (an N-bit number) C arrives, a number $C' = (C \cdot 2^N) \bmod m$ should be computed. This is done using the Montgomery Multiplier itself, as $C' = MP(C, 2^{2N} \bmod m)$.

The final answer, $M = C^d \bmod m$, can now be computed via a version of left-to-right exponentiation algorithm adapted to the use of Montgomery multiplications:

Left-to-right exponentiation algorithm.

Input: C' , d – N-bit numbers;

Output: M ;

1. $Acc = 1$;
2. For $i = N-1$ to 0:
 - 2.1. if $d_i = 1$, $Acc \leftarrow MP(Acc, C')$ and go to 2.2, else go to 2.2;
 - 2.2. $Acc \leftarrow MP(Acc, Acc)$;
3. Output $M = MP(Acc, 1)$.

Step 3 of the algorithm is correct due to a special property of Montgomery Multiplication: if for any integer $A < m$, A' denotes $(A \cdot 2^N) \bmod m$, then $MP(A', B') = (AB)'$. From this it is easy to see that the final value of the accumulator before Step 3 is M' . But, $M = MP(M', 1)$, which follows from the definition of Montgomery Product.

Figure 15 is a diagram illustrating the logical implementation of the exponentiation algorithm. The register 40 stores the value $2^{2N} \bmod m$. The modulus m is input into the m register 41. The number to be exponentiated c is input into the c selector 44 to select whether or not to input it into the c register 45. The exponent d is input into a d register/shifter 46 for use by a control state machine 47 to control the execution of the exponentiation process by the logic circuit.

The first step of the process controlled by the control state machine 47 is to convert c to c' . This is achieved by controlling the MM_y selector 43 to read the content of the register 40 into the Montgomery multiplication logic 48. The multiplication/reduction

logic 49 generates R output multi-bit binary numbers which are added by the R number adder 50. A subtract/compare module 51 and a MMout selector 52 form the third step of the Montgomery multiplication algorithm to ensure that the output value is less than M as described hereinabove.

The process performed by the Montgomery multiplication logic 48 can be described by:

$$\begin{aligned} \text{MP } (c \cdot 2^{2N}) \bmod m &= c \cdot 2^{2N-2N} \bmod m \\ &= c \cdot 2^0 \bmod m \end{aligned}$$

The output is loaded by the selector 44 into the c register 45 for use thereafter.

The exponentiation process can now proceed using c'. The control state machine 47 then uses the exponent d in the d register/shifter 46 to control the exponentiation process. The most significant bits of d are looked at until a high bit is found. Once found the MMx selector 42 selects to input the content of the A register 53 and the MMy selector 43 selects to input the content of the A register 53. In this way the content of the A register 53 is squared. The content of the MMx selector 42 can also be controlled to instead input a single c' value from the e register 45. Thus the control state machine 47 can use the value of d stored in the d register/shifter 46 to perform exponentiation using c'. An example of the exponentiation process is described with reference to a specific binary number below.

If d = 1011 in binary (i.e. 11 in decimal) in step 0 of the process, c' is loaded into the A register 53 as described hereinabove. In step 1 since the most significant bit is 1, the MMx selector 42 and MMy selector 43 are controlled to square the content of the A register, the next bit of d is 0 and thus the selectors 42 and 43 are controlled to once again square the content of the A register 53. The third most significant bit is 1 and thus the MMx selector 42 is controlled to input c' from the c register 45 and thus the A register 53 contains c'⁵ and the next bit is moved to causing the MMx selector 42 and the MMy selector 43 to be switched to cause the squaring of the content of the A register 53 such that it contains c'¹⁰. The least significant bit comprises a 1 and thus the

MMx selector 42 is controlled to input the content of the c register 45 (i.e. c') such that the content of the A register 53 comprises c^{11} . This process is illustrated below:

Step	Process
0	$A = c$
1	$A \leftarrow A^2 = c^2$
2	$c_2 = 0 \Rightarrow A \leftarrow A^2 = c^4$
3	$c_1 = 1 \Rightarrow A \leftarrow A.c = c^5$
4	$A \leftarrow A^2 = c^{10}$
5	$c_0 = 1 \Rightarrow A \leftarrow A.c = c^{11}$

All of the multiplications given above are Montgomery multiplications and thus the end product in the A register 53 is not $c^d \bmod m$ but instead $c^d 2^N \bmod m$ (i.e. $c^d 2^{d(N-1)} \bmod m$). To convert the output to e, it is input into a Montgomery multiplier 54 (comprising the same Montgomery multiplication logic as in the Montgomery multiplication logic 48, and in fact it can comprise the same logic) together with a 1 as the other input. The result is thus:

$$\begin{aligned} & c^d 2^{N-1} \bmod m \\ & = c^d \bmod m \end{aligned}$$

When computing the modular exponentiation using the Montgomery multiplication logic in accordance with the present invention, when W is large, the A logic unit becomes large and complex and can be a limiting factor in the speed of operation of the Montgomery multiplier. One method of speeding up operation of the Montgomery multiplier for large W is to modify the modulus from m to m' by multiplying modulus m by factor x in order to make the last W bits all equal to 1s. Figure 16 illustrates the exponentiation logic in accordance with this embodiment of the invention. m is input into an m' generator 57 and the new modulus m' is used in the exponentiation process as described with reference to Figure 15 to generate the output $c^d \bmod m'$ from the Montgomery multiplier 54. In order to generate the output $c^d \bmod m$, a subtract/compare module 55 is provided to subtract the original modulus m repeatedly

until the output is less than m . In order to modify m to generate m' within the generator 57, m is multiplied by a factor x which is a number from 0 to 2^W-1 . Therefore, in order to remove the effect in the subtract/compare module 55, m is subtracted up to 2^W-1 times.

The setting of the W least significant bits of the modulus to 1s simplifies the computation of Λ because in the computation the W least significant bits used for the computation of Λ can be ignored since they are known to be set to 1s. For example, in the embodiments described hereinabove for $W=2$ the value m_1 , m_2 and m_3 appear in the determination of the values for Λ (i.e. for λ_1 and λ_2). If these values were set to 1, these factors need not be considered in the determination of Λ : only the previous values for Λ , the accumulator values and the input W multi-bit binary combination values need be considered in the determination of Λ . However, since the pre-processing performed by the m' generator 57 and the post-processing provided by the subtract/compare module 55 incur processing overheads, the benefit of using m' in the exponentiation process is only realized for large W s when there are a large number of Λ values. In practice the inventors have determined when W is greater than 4 there is an advantage in using m' as the modulus during the exponentiation process.

Although in the embodiment described hereinabove, the conversion of the output from mod m' to mod m is performed using a subtract/compare module 55, it is also possible to perform the same function by using a Montgomery multiplier having the output of the A register 53 as an input, 1 as a second input and the modulus input of m rather than m' . This generates $C^d \bmod m$ as the output.

Thus the present invention encompasses any method of performing an equivalent function to the subtraction of m from the output up to 2^{W-1} times in order to convert from mod m' to mod m .

The process performed by the m' generator 57 will now be described.

The objective of the computation is to find a $(W+N)$ -bit number m' such that $m' = \dots m'_{w+1} m'_w 11 \dots 1$ and $m' = mx$ for some W -bit number x . In binary notations these conditions take the following form:

$$\begin{array}{cccccccc}
 \dots & m_{w-1}x_0 & m_{w-2}x_0 & \dots & m_3x_0 & m_2x_0 & m_1x_0 & x_0 \\
 \dots & m_{w-2}x_1 & m_{w-3}x_1 & \dots & m_2x_1 & m_1x_1 & x_1 & 0 \\
 \dots & m_{w-3}x_2 & m_{w-4}x_2 & \dots & m_1x_2 & x_2 & 0 & 0 \\
 & \dots & \dots & \dots & \dots & \dots & \dots & \dots \\
 \dots & x_{w-1} & 0 & \dots & 0 & 0 & 0 & 0 \\
 \hline
 \dots m'_w & 1 & 1 & \dots & 1 & 1 & 1 & 1
 \end{array}$$

Therefore, $x_0=1$, $x_1=\neg m_1$, $x_2=\neg m_2$, $x_3=m_1 \oplus m_2 \oplus \neg m_3$, \dots . In general, $x_k = \neg m_k \oplus F_k(x_{k-1}, \dots, x_0)$, for some F_k .

The following algorithm computes both m' and x in $W-1$ steps:

Input: m .

Output: m' and x .

- (i) $A=m$, $X=1$, $x=0$
- (ii) For $k=1$ to $W-1$: $X \leftarrow X + 2^k \neg A_k$; $A \leftarrow A + m2^k \neg A_k$;
- (iii) $m' = A$, $x = X$.

This algorithm can be implemented using a single adder (an adder which is a part of the Montgomery Multiplier itself can be used). An appropriate implementation scheme is shown on Fig. 17.

In addition to or alternatively to the modification of the W least significant bits of the modulus m as described hereinabove with reference to Figures 16 and 17, another embodiment of the present invention provides for the setting of the $W+1$ to $2W$ least significant bits to 0 in the modulus to form a modified modulus m' . Thus in an embodiment employing the previously described technique and this embodiment, the modified modulus m' would have the W least significant bits set to 1 and the $W+1$ to

$2W$ least significant bits set to 0. The reason for this is that by setting the $W+1$ to $2W$ least significant bits to 0, the size of the array to be combined by the combination logic in the Λ logic unit, i.e. the parallel counter is reduced since a product of $\Lambda \times$ modulus for the $W+1$ to $2W$ bits is 0. For example, referring to the embodiment described hereinabove for $W=2$, in the arrays, if such a technique were employed m_2 and m_3 would be set to 0 and thus the third column from the left (i.e. the $(W+1)^{\text{th}}$ bit) has one less value since $\lambda_1 m_2 = 0$ and the fourth column from the left (i.e. the $(2W)^{\text{th}}$ bit) has two less values since $\lambda_1 m_3$ and $\lambda_2 m_2$ are 0.

Thus this reduction in the size of the array for the $2W$ least significant bits used by the reduction logic in the calculation of Λ for the next cycle enables a calculation of Λ for when W is large to be performed faster. The trade off is that the factor by which the modulus is multiplied is a larger number. Thus, the subtract/compare module 55 has to perform more computations to subtract m from the output. Since the modulus m is multiplied by a number between 0 and $(2^{2W}-1)$ the subtract/compare module 55 has to subtract m off from the output anything from 0 to $(2^{2W}-1)$ times. This increases the amount of processing required by the subtract/compare module 55. The process is however outside the exponential loop in the processing and thus for large W s this can provide for improved speed of processing.

In this embodiment of the present invention, any logic having the same effect as the removal of m up to 2^{W-1} times can be used. Thus, a Montgomery multiplier can replace the Montgomery multiplier 54 and subtract/compare module 55, wherein the Montgomery multiplier has the output of the A register 53 as an input, 1 as a second input, and the modulus input is the original modulus m . The present invention encompasses any method of reducing the output to be less than the unmodified modulus.

In a further embodiment of the present invention, another method of speeding up the computation of Λ is to pre-compute the triangular part of the xy array for bits W to $2W$. As can be seen in the example given hereinabove for $W=2$, the two input rows input three values. These values are known and hence the combination can be pre-computed in a previous loop of the processing in order to generate a combination of the inputs, i.e.

a single row (i.e. a single multi-bit binary number). Thus logic can be provided for providing the W rows for the bits 1 to $2W$ in a cycle for use as a single input row (or W bit binary value) in the next cycle for use in the calculation of Λ .

The advantage of this is that when W is large, large parallel counters are required in the Λ logic. Using this technique separate logic can be provided to pre-compute the sum of these W rows to reduce the size of the parallel counters required in the Λ logic. The trade off in this embodiment is that separate logic is required for the pre-computation of the sum of the rows, i.e. the sum of $2W$ least significant bits of the W input multi-bit binary combination values.

Although the modular exponentiation process has been described with reference to the embodiments in which the Montgomery multiplier is used sequentially in the exponentiation process, the present invention is not limited to this arrangement. For example the present invention encompasses any configuration of Montgomery multipliers for performing the exponentiation process e.g. a parallel arrangement.

The present invention can be implemented using any design method such as standard cells, wherein standard cells can be designed specifically for implementation in the logic circuit. Thus the invention encompasses a method and system for designing the standard cells, e.g. a computer system implementing computer code, and a method and system for designing a logic circuit using the standard cells, e.g. a computer system implementing computer code. The standard cells can be represented after their design as code defining characteristics of the standard cells. This code can then be used by a logic circuit design program for the design of the logic circuit. The end result of the design of the logic circuit can comprise code defining the characteristics of the logic circuit. This code can then be passed to a chip manufacturer to be used in the manufacture of the logic circuit in semiconductor material, e.g. silicon.

It is known in digital electronics that standard cell implementations of circuits are cheaper and faster to produce than other means, for example full custom implementations. A standard cell array design employs a library of pre-characterized

custom designed cells which are optimized for silicon area and performance. The cells are designed to implement a specific function. Thus the design of a circuit using standard cells requires the choosing of a set of standard cells from the library which, when connected together form the required function. Cells are normally designed to have a uniform height with variable width when implemented in silicon. It is known in standard cell design that logic functions can be combined in a single standard cell to reduce area, reduce power consumption, and increase speed.

The present invention encompasses the use of standard cell techniques for the design and implementation of logic circuits in accordance with the present invention.

The present invention encompasses a standard cell design process in which a design program is implemented by a designer in order to design standard cells which implement either the complete logic function of the Montgomery multiplier in accordance with the present invention, or functions which comprise parts of the Montgomery multiplier or modular exponentiator. The design process involves designing, building and testing the standard cells in silicon and the formation of a library of data characterizing the standard cells which have been successfully tested. This library of data characterizing standard cell designs contains information which can be used in the design of a logic circuit using the standard cells. The data or code in the library thus holds characteristics for the logic circuit which defines a model of the standard cell. The data can include geometry, power, and timing information as well as a model of the function performed by the standard cell. Thus a vender of standard cell designs can make the library of standard cell code available to logic circuit designers to facilitate the designing of logic circuits to perform specific functions using the functionality of the library of standard cells. Thus a logic circuit designer can use the library of code for standard cells in a computer modelling implementation to assemble a logic circuit using the standard cell code. The designer therefore implements a design application which uses the code to build the model of the desired logic circuit. The resultant data defines the characteristics of the logic circuit, in terms of a combination of standard cells. This data can thus be used by a chip manufacturer to design and build the chip using the model data generated by the logic circuit designer.

The present invention encompasses the design of standard cells for implementing the functions in accordance with the present invention, i.e. the generation of model data defining the characteristics of standard cells implementing the inventive functions. The present invention also encompasses the method of designing the inventive logic circuit using the library of standard cell data, i.e. the steps of using a computer program to generate data modelling the characteristics of the inventive logic circuit. The present invention also encompasses the process of manufacturing the logic circuit using the design data.

The standard cells designed can implement the complete functionality of the logic circuit or the functionality of a sub-unit. Thus the logic circuit can be designed either to be implemented by a single standard cell, or by the combination of a plurality of standard cells. Standard cells can be designed to implement any level of functionality of sub-units within the logic circuit.

The present invention further encompasses any method of designing and manufacturing any inventive logic circuit as hereinabove described. The invention further encompasses code or data characterizing the inventive logic circuit. Also, the present invention encompasses code for modelling the inventive functionality of the logic circuit as hereinabove described.

The code for designing, and the code for defining characteristics or functions of the standard cells or logic circuit can be made available on any suitable carrier medium such as a storage medium, e.g. a floppy disk, hard disk, CD-ROM, tape device or solid state memory device, or a transient medium such as any type of signal, e.g. an electric signal, optical signal, microwave signal, acoustic signal or a magnetic signal (e.g. a signal carried over a communications network).

Although the present invention has been described hereinabove with reference to specific embodiments, it will be apparent to a skilled person in the art that modifications lie within the spirit and scope of the present invention.

The logic circuits of the embodiments of the present invention described hereinabove can be implemented in an integrated circuit, or in any digital electronic device.

CLAIMS:

1. A logic circuit for performing modular multiplication of a first multi-bit binary value and a second multi-bit binary value, the logic circuit comprising:

input combination logic for receiving and combining the second multi-bit binary value and a group of W bits of the first multi-bit binary value every j^{th} input cycle to generate W multi-bit binary combination values every j^{th} input cycle, where the W bits comprise bits jW to $(jW+W-1)$, $W>1$, j is the cycle index from 0 to $k-1$, $k=N/W$, and N is the number of bits of the first multi-bit binary value;

accumulator logic for holding a plurality of multi-bit binary values accumulated over previous cycles;

reduction logic for generating a W bit value Λ in a current cycle for use in the next cycle, for receiving a multi-bit modulus binary value, and for combining the multi-bit modulus binary value with a W bit value Λ generated in a current cycle to generate W multi-bit binary values for use in the next cycle;

combination logic connected to said input combination logic, said accumulator logic, and said reduction logic, and for combining the W multi-bit binary combination values generated by said input combination logic in the current cycle, the W multi-bit binary values generated by said reduction logic in the current cycle, and the multi-bit binary values held by said accumulator logic to generate a plurality of new multi-bit binary values for input to said accumulator logic to be held in the next cycle;

wherein said reduction logic is arranged to generate the W bit value Λ for the next cycle based on the multi-bit modulus binary value, the multi-bit binary values held in the accumulator logic, W multi-bit binary combination values generated by combination of the second multi-bit binary value and a group of W bits of the first multi-bit binary value in the current cycle, and the W bit value Λ generated for the current cycle.

2. A logic circuit according to claim 1, wherein said reduction logic is arranged to generate the W bit value Λ for the next cycle to make the W least significant bits of the plurality of new multi-bit binary values generated by the combination logic in the next

cycle zero, and said combination logic includes shift logic to shift the generated new multi-bit binary values by W bits before input to said accumulator logic.

3. A logic circuit according to claim 1 or claim 2, wherein said reduction logic is arranged to generate the W bit value Λ for the next cycle based on the $2W$ least significant bits of the multi-bit modulus binary value, the $2W$ least significant bits of the multi-bit binary values held in said accumulator logic in the current cycle, the jW to $(jW+W-1)$ bits of the W multi-bit binary combination values generated by combination of the second multi-bit binary value and a group of W bits of the first multi-bit binary value in the current cycle, and the W bit value Λ generated by said generation logic for the current cycle.

4. A logic circuit according to claim 3, including pre-combination logic for receiving and combining the second multi-bit binary value and the jW to $(jW+W-1)$ bits of the first multi-bit binary value in the current cycle to generate the W multi-bit binary combination values for input to said reduction logic for use in the next cycle.

5. A logic circuit according to any one of claims 1 to 3, wherein said input combination logic is connected to said reduction logic to input the W multi-bit binary combination value to said reduction logic.

6. A logic circuit according to any preceding claim, wherein the reduction logic includes further input combination logic for receiving and combining the W multi-bit binary combination values in the current cycle to generate a single multi-bit binary combination value for use in the next cycle.

7. A logic circuit according to any preceding claim wherein said combination logic is arranged to multiply the second multi-bit binary value and the group of W bits of the first multi-bit binary value every j^{th} input cycle to generate the W multi-bit binary combination values every j^{th} input cycle.

8. A logic circuit according to claim 7, wherein said combination logic comprises an array of AND logic gates.

9. A logic circuit according to claim 6, wherein said further input combination logic is arranged to multiply the second multi-bit binary value and the group of W bits of the first multi-bit binary value every j^{th} input cycle to generate the W multi-bit binary combination values every j^{th} input cycle.
10. A logic circuit according to claim 9, wherein said further input combination logic comprises an array of AND logic gates.
11. A logic circuit according to claim 4, wherein said pre-combination logic is arranged to multiply the second multi-bit binary value and the jW to $(jW+jW-1)$ bits of the first multi-bit binary value in the current cycle to generate the W multi-bit binary combination values for input to the reduction logic for use in the next cycle.
12. A logic circuit according to claim 11, wherein said pre-combination logic comprises an array of AND logic gates.
13. A logic circuit according to any preceding claim, wherein said reduction logic is arranged to multiply the multi-bit modulus binary value with the W bit value Λ generated in a current cycle to generate W multi-bit binary values for use in the next cycle.
14. A logic circuit according to claim 13, wherein said reduction logic includes an array of AND gate logic for performing the multiplication.
15. A logic circuit according to any preceding claim, wherein said combination logic includes a plurality of parallel counters for performing the combination.
16. A logic circuit according to claim 15, wherein said parallel counters are arranged to each receive a corresponding bit of: the W multi-bit binary combination values generated by said input combination logic in the current cycle, the W multi-bit binary values generated by said reduction logic in the current cycle, and the multi-bit binary values held by said accumulator logic.

17. A logic circuit according to claim 15 or claim 16, wherein each parallel counter has $(2W+R)$ inputs and R outputs, where R is the number of new multi-bit binary values input to said accumulator logic to be held in the next cycle.
18. A logic circuit according to any preceding claim, wherein said accumulator logic comprises an array of flip-flops, each flip-flop receiving a bit of one of the new multi-bit binary values output from said combination logic.
19. A logic circuit according to any preceding claim, wherein said reduction logic comprises high speed logic components to generate the W bit binary value Λ during the current cycle for use in the next cycle.
20. A logic circuit according to any preceding claim, wherein said reduction logic includes a plurality of parallel counters for generating the W bit binary value Λ .
21. A logic circuit according to any preceding claim, including final reduction logic for summing the plurality of new multi-bit binary values output from said combination logic at the end of the $(k-1)^{\text{th}}$ cycle and for subtracting the multi-bit modulus binary value from the sum if the sum is greater than or equal to the multi-bit modulus binary value.
22. A logic circuit according to any preceding claim, wherein the multi-bit modulus binary value is an odd number.
22. A logic circuit according to any preceding claim, wherein the logic circuit is arranged to perform Montgomery multiplication.
24. A logic circuit according to any preceding claim, wherein said input combination logic, said accumulator logic and said combination logic are formed of a plurality of logic elements, one for each input bit of the W multi-bit binary combination values.

25. A logic circuit according to claim 24, wherein said combination logic comprises a parallel counter in each said logic element.
26. A logic circuit according to claim 24 or claim 25, wherein said accumulator logic comprises an array of flip-flops in each said logic element.
27. A logic circuit according to any one of claims 24 to 26, wherein said input combination logic comprises an array of AND gates in each logic element.
28. A logic circuit according to any one of claims 24 to 27, wherein said logic elements comprise standard cells.
29. A logic circuit according to any preceding claim, including modulus modifying logic for initially modifying the multi-bit modulus binary value used by the logic circuit by a factor to make the W least significant bits ones.
30. A logic circuit according to any preceding claim, wherein said modulus modifying logic is arranged to initially modify the multi-bit modulus binary value to make the W to $2W-1$ bits zeros.
31. A logic circuit according to claim 28 or claim 30, including final reduction logic for summing the plurality of new multi-bit binary values output from said combination logic at the end of the $(k-1)^{\text{th}}$ cycle, and for performing a function equivalent to comparing the sum and the multi-bit modulus binary value and, if the sum is greater or equal to the multi-bit modulus binary value, subtracting the multi-bit modulus binary value from the sum, and repeating the comparison and subtraction until the sum is less than the multi-bit modulus binary value.
32. A modular exponentiation logic circuit for performing modular exponentiation, comprising:
input logic for receiving a multi bit binary value to be exponentiated, a multi bit binary exponent, and a multi bit modulus binary value;

at least one logic circuit for performing modular multiplication according to any one of claims 1 to 28; and

logic for inputting the multi bit binary number to be exponentiated and/or a multi bit binary number based on an output of at least one said logic circuit into at least one said logic circuit in dependence upon the multi bit binary exponent, and for forming a multi bit binary value comprising the modular exponentiation of the multi bit binary number to be exponentiated on the basis on an output of the or each said logic circuit.

33. A modular exponentiation logic circuit according to claim 32, including initial input logic for initially inputting a multi bit binary value $2^{2N} \bmod m$ into at least one said logic circuit, where m is a multi bit binary modulus value and N is the number of bits of the multi bit binary value to be exponentiated.

34. A modular exponentiation logic circuit according to claim 33, wherein at least one said logic circuit is arranged to receive the multi bit binary value $2^{2N} \bmod m$ and the multi bit binary value to be exponentiated as initial inputs.

35. A modular exponentiation logic circuit according to claim 34, wherein a said logic circuit is arranged to receive a final output of at least one said logic circuit and logic one as inputs to generate the multi bit binary value comprising the modular exponentiation of the multi bit binary number to be exponentiated.

36. A modular exponentiation logic circuit according to any one of claims 32 to 35, including modulus modifying logic for initially modifying the multi-bit modulus binary value used by the modular exponentiation logic circuit by a factor to make the W least significant bits ones.

37. A modular exponentiation logic circuit according to any one of claims 32 to 36, wherein said modulus modifying logic is arranged to initially modify the multi-bit modulus binary value to make the W to $2W-1$ bits zeros.

38. A modular exponentiation logic circuit according to claim 36 or claim 37, including final reduction logic for modifying the multi bit binary value comprising the

modular exponentiation of the multi bit binary number to be exponentiated to be less than the unmodified multi-bit modulus binary value.

39. A modular exponentiation logic circuit according to claim 38, wherein the final reduction logic is arranged to compare an output of at least one said logic circuit and the multi-bit modulus binary value and, if the output is greater or equal to the multi-bit modulus binary value, to subtract the multi-bit modulus binary value from the sum, and to repeat the comparison and subtraction until the output is less than the multi-bit modulus binary value.

40. An encryption logic circuit for encrypting or decrypting a multi-bit binary value comprising the logic circuit according to any preceding claim.

41. An RSA encryption circuit for RSA encrypting or decrypting a multi-bit binary value comprising the logic circuit according to any one of claims 1 to 39.

42. An integrated circuit comprising the logic circuit according to an one of claims 1 to 39.

43. An electronic device comprising the logic circuit according to an one of claims 1 to 39.

44. A carrier medium carrying code defining characteristics of the logic circuit according to any one of claims 1 to 39.

45. A method of designing a logic circuit according to any one of claims 1 to 39, comprising implementing a computer program to generate information defining characteristics of the logic circuit.

46. A method according to claim 45, wherein the information is generated as code.

47. A carrier medium carrying computer readable code for controlling a computer to implement the method of claim 45 or claim 46.

48. A design system for designing a logic circuit according to any one of claims 1 to 39, comprising a computer system for generating information defining characteristics of the logic circuit.

49. A method of manufacture of a logic circuit according to any one of claims 1 to 39, comprising designing and building the logic circuit in semiconductor material in accordance with code defining characteristics of the logic circuit.

50. A logic circuit for performing Montgomery multiplication between a first multi-bit binary value and a second multi-bit binary value, comprising:

input logic for inputting W multi-bit combination binary values comprised of the combination $X_{jW}Y_i$ to $X_{(jW+W-1)}Y_i$ of jW to $(jW+W-1)$ bits of the first binary value X and i bits of the second multi-bit binary value, where j is the processing cycle from 0 to $k-1$, $k=N/W$, $W>1$, and N is the number of bits of the first multi-bit binary value;

accumulator logic for accumulating at least one multi-bit binary value A in a current cycle on the basis of multi-bit binary values in the accumulator in a previous cycle, and the input W multi-bit combination binary values; and

reduction logic for generating a W bit binary value Λ for a current cycle such that $\Lambda = A \bmod 2^W$, wherein said accumulator logic is arranged to update said at least one accumulated multi-bit binary value A for a current cycle by adding the product of the generated W bit binary value Λ and a multi-bit binary modulus value and dividing the result by 2^W .

51. A logic circuit according to claim 50, including final reduction logic for determining a Montgomery product by subtracting the multi-bit binary modulus value from the accumulated multi-bit binary value or the sum of the accumulated multi-bit binary values if the accumulated multi-bit binary value or the sum of the accumulated multi-bit binary values is greater than or equal to the multi-bit binary modulus value.

52. A logic circuit according to claim 50 or claim 51, wherein said accumulator logic is arranged to accumulate said at least one multi-bit binary value A in a current cycle as $A + X_{jW}Y_i + 2X_{jW+1}Y_i + \dots + 2^{W-1}X_{(jW+W-1)}Y_i$.

53. A logic circuit according to any one of claims 50 to 52, wherein said reduction logic is arranged to determine the W bit binary value for the next cycle based on the W bit binary value for the current cycle, said at least one accumulated multi-bit binary value in said accumulator logic in the current cycle, the multi-bit binary modulus value, and the input W multi-bit combination binary values in the current cycle.

54. A logic circuit according to any one of claims 50 to 53, wherein said reduction logic and said accumulator logic are arranged to operate in parallel during a cycle.

55. A modular exponentiation logic circuit for performing modular exponentiation, comprising:

input logic for receiving a multi bit binary value to be exponentiated, a multi bit binary exponent, and a multi bit modulus binary value; and

at least one logic circuit according to any one of claims 50 to 54 for performing modular multiplication using the input multi bit binary value to be exponentiated.

56. A modular exponentiation logic circuit according to claim 55, including modulus modifying logic for initially modifying the multi-bit modulus binary value used by the modular exponentiation logic circuit by a factor to make the W least significant bits ones.

57. A modular exponentiation logic circuit according to claim 56, wherein said modulus modifying logic is arranged to initially modify the multi-bit modulus binary value to make the $2W$ to $2W-1$ bits zeros.

58. A modular exponentiation logic circuit according to claim 56 or claim 57, including final reduction logic for modifying the multi bit binary value comprising the modular exponentiation of the multi bit binary number to be exponentiated to be less than the unmodified multi-bit modulus binary value.

59. An encryption logic circuit for encrypting or decrypting a multi-bit binary value comprising the logic circuit according to any one of claims 50 to 58.
60. An RSA encryption circuit for RSA encrypting or decrypting a multi-bit binary value comprising the logic circuit according to any one of claims 50 to 58.
61. An integrated circuit comprising the logic circuit according to an one of claims 50 to 58.
62. An electronic device comprising the logic circuit according to an one of claims 50 to 58.
63. A carrier medium carrying code defining characteristics of the logic circuit according to any one of claims 50 to 58.
64. A method of designing a logic circuit according to any one of claims 50 to 58, comprising implementing a computer program to generate information defining characteristics of the logic circuit.
65. A method according to claim 64, wherein the information is generated as code.
66. A carrier medium carrying computer readable code for controlling a computer to implement the method of claim 64 or claim 65.
67. A design system for designing a logic circuit according to any one of claims 50 to 58, comprising a computer system for generating information defining characteristics of the logic circuit.
68. A method of manufacture of a logic circuit according to any one of claims 50 to 58, comprising designing and building the logic circuit in semiconductor material in accordance with the code defining characteristics of the logic circuit.

69. A logic circuit for performing modular multiplication, comprising:
- a logic input for accessing combinations of two binary inputs to input W multi-bit binary combinations of two binary numbers, where $W > 1$;
 - accumulator logic for accumulating multi-bit binary values;
 - combining logic for combining the input W multi-bit binary combinations and the values in the accumulator logic to generate new values for input to the accumulator logic; and
 - reduction logic for determining a W bit binary value $A \bmod 2^W$, for receiving a multi-bit modulus binary value, and for generating W multi-bit binary values using the W bit binary value and the modulus binary value;
- wherein said combination logic is arranged to generate the new values by also including the generated W multi-bit binary values.

1/17

PRIOR ART




Fig 1

2/17

PRIOR ART





Fig 2



PRIOR ART

Fig 3

4/17





Fig 4



5/17




Fig 5

6/17




Fig 6

7/17




Fig 7

8/17




Fig 8

9/17




Fig 9




Fig 10





Fig 11






Fig 13

14/17




Fig 14

15/17




Fig 15

16/17




Fig 16




Fig 17

THIS PAGE BLANK (USPTO)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☒ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)